


256 x 4 Bit Nonvolatile Static RAM 5V-Programmable

X2212-30

- NONVOLATILE STATIC RAM: The X2212 contains 2K bits of memory organized as a conventional 1K static RAM overlaid bit-for-bit with a nonvolatile 1K Electrically Erasable PROM (E²PROM). Nonvolatile data can be stored in the E²PROM and at the same time independent data can be accessed in the RAM memory. At any time, data can be transferred back-and-forth between the RAM and E²PROM by simple store and array recall signals.
- **5V-PROGRAMMABLE:** High-voltage pulses or supplies are never required. A single 5V supply is the only power source ever required for any function.
- EASE-OF-USE: Unprecedented simplicity, all inputs and outputs are directly TTL compatible. Fully static timing. 18-pin package.
- PERFORMANCE: RAM cycle time is less than 300 ns. During the lifetime of the device, data can be recalled from the E²PROM an unlimited number of times.
- POWER-FAILURE PROTECTION: One simple TTL signal saves the entire RAM database. A snapshot nonvolatile copy of all RAM data is internally stored safe without power and can be recalled to the RAM when power returns. No battery backup required.
- ORGANIZED FOR MICROCOMPUTER SYSTEMS: The common data input and output is organized four bits wide.


Xicor's X2212 is fabricated with reliable n-channel floating gate MOS technology. For systems where RAM nonvolatility or *in-the-circuit* ROM changes by TTL signals are important, the Xicor X2212 is an ideal choice.



PIN NAMES

Ao-A7	ADDRESS INPUTS
1/01-1/04	DATA INPUT/OUTPUT
WE	WRITE ENABLE
CS	CHIP SELECT
ARRAY RECALL	ARRAY RECALL
STORE	STORE
Vcc	+5V
Vss	GROUND
NC	NO CONNECT

FUNCTIONAL DIAGRAM X2212 (256 x 4)



©XICOR, 1981 Patents pending.

Advanced data sheet effective March 1981 Revision B

ABSOLUTE MAXIMUM RATINGS*

T	Temperature Under Bias	10°C to +85°C
	torage Temperature	
	oltage on Any Pin with	
	Respect to Ground	$-1.0V$ to $+6V$
Γ	C. Output Current	

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

X2212 D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5\%$, unless otherwise specified.

		LIMITS				Test	
Symbol	Parameter	Min	Typ (3)	Max	Units	Conditions	
Icc	Power Supply Current	studir	40	55	mA	All Inputs = 5.25 V $I_{I/O} = 0$ mA $T_A = 0$ °C	
ILI	Input Load Current	arlt gm	.1 2	10	μΑ	$V_{IN} = GND \text{ to } 5.25V$	
ILO	Output Leakage Current		.1	10	μΑ	$V_{OUT} = GND \text{ to } 5.25V$	
VIL	Input Low Voltage	-1.0	L sign	.8	V	H PROTECTIONS	
VIH	Input High Voltage	2.0	168 05	Vcc	V	a sust MAN its to you	
Vol	Output Low Voltage			.4	V	$I_{OL} = 4.2 \text{mA}$	
Voн	Output High Voltage	2.4		ALL LO	V	$I_{OH} = -2mA$	

CAPACITANCE

 $T_A = 25$ °C, $f = 1.0 \text{ MHz}, V_{CC} = 5V$

Symbol	Test	Max	Unit	Conditions
C _{1/0}	Input/Output Capacitance	5	pF	$V_{I/O} = 0V$
CIN	Input Capacitance	5	pF	$V_{IN} = 0 V$

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0 Volt to 3.0 Volt
Input Rise and Fall Times	
Input and Output Timing Levels	
Output Load	1 TTL Gate and $C_L = 100 \text{ pF}$

TRUTH TABLE

		INPUTS	24564	INPUT/OUTPUT	
CS	WE	ARRAY RECALL	STORE	I/O	MODE
Н	X	H	Н	High Z	Not Selected (1)
L	Н	Н	Н	Output Data	Read RAM
L	L	Н	Н	Input Data High	Write "1" RAM
L	L	Н	Н	Input Data Low	Write "0" RAM
X	Н	L	Н	High Z	Array Recall
X	Н	Н	L	High Z	Nonvolatile Storing (2)


NOTES: (1) Chip is deselected but may be automatically completing a store cycle.

(2) STORE= L is required only to initiate the store cycle, after which the store cycle will be automatically completed (STORE = X).

X2212 A.C. CHARACTERISTICS $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5$ %, unless otherwise specified.


READ CYCLE

		LIMITS				
Symbol	Parameter	Min	Typ(3)	Max	Units	
tRC	Read Cycle Time	300		तेश्वीन वा उ	ns	
tA	Access Time	Di i	of Store	300	ns	
tco	Chip Select to Output Valid			200	ns	
tон	Output Hold from Address Change	50		alless (200	ns	
t _{LZ}	Chip Select to Output in Low Z	10			ns	
tHZ	Chip Deselect to Output in High Z	10		100	ns	



WRITE CYCLE


		LIMITS			
Symbol	Parameter	Min	Typ (3)	Max	Units
twc	Write Cycle Time	300		3	ns
tcw	Chip Select to End of Write	150	11		ns
tas	Address Set-up Time	50			ns
twp	Write Pulse Width	100			ns
twR	Write Recovery Time	25			ns
tow	Data Valid to End of Write	100	BD 1931A	SELLUY	ns
tDH	Data Hold Time	20	DELIAS ALS		ns
twz	Write Enable to Output in High Z	10		100	ns
tow	Output Active from End of Write	10	simon box.	3.47 = V	ns



STORE CYCLE

		LIMITS				
Symbol	Parameter	Min	$Typ^{(3)}$	Max	Units	
tstc	Store Cycle Time			10	ms	
tstp	Store Pulse Width	100		1975/118	ns	
tstz	Store to Output in High Z	-008	Limit	100	ns	
tost	Output Active from End of Store	10			ns	

NUMBER OF STORE CYCLES: Based on presently available data, the X2212 is expected to perform typically 5,000 valid store cycles. A minimum number of 1,000 valid store cycles is specified.




ARRAY RECALL CYCLE

		LIMITS			
Symbol	Parameter	Min	Typ(3)	Max	Units
tRCC	Array Recall Cycle Time	1500	1000		ns
tRCP	Recall Pulse Width	750		19776.116	ns
tRCZ	Recall to Output in High Z			100	ns
torc	Output Active from End of Recall	10		ray to Line	ns
tarc	Recalled Data Access Time from End of Recall	001		600	ns

NUMBER OF RECALL CYCLES: After data has been stored properly in the non-volatile memory (E²PROM), the X2212 is expected to recall this data an unlimited number of times during the lifetime of the device.

NOTE: (3) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.



X2212 DEVICE OPERATION ADDRESSES (A₀-A₇):

The eight address inputs select one of the 256 4-bit words.

CHIP-SELECT (CS):

The chip select terminal affects the data-in/data-out and write enable terminals. When chip-select is high, the I/O terminals are in the floating or high impedance state.

WRITE ENABLE (WE): RAM READ/WRITE CYCLES

The RAM read or RAM write mode is selected through the write enable terminal when \overline{CS} is low. A logic high selects the RAM read mode; a logic low selects the RAM write mode.

STORE (STORE):

plied.

NONVOLATILE E2PROM WRITE CYCLE Modification of data in the E²PROM memory is controlled by the STORE terminal. A low logic STORE signal applied to a device defines a store cycle which transfers a complete 256 x 4-bit copy of all 256 x 4-bit RAM storage locations into the corresponding 1024-bit locations of the overlaid nonvolatile E²PROM memory. The data in the E²PROM has been modified and is a "snapshot copy" of the current RAM data. The original data in the RAM remains valid. A low logic STORE signal initiates an automatic internal store operation. A low logic STORE into a device also inhibits write enable and array recall: data-in/data-out terminals are in a high impedance state. The inhibited terminals are enabled by either automatic completion of the internal store operation or upon a high logic STORE, whichever is longer. A store cycle can take place when CS is high or low. Data stored in the E²PROM remains valid with or without power supCare must be taken to prevent an unintentional initiation of a store cycle during power-up and power-down. A low logic ARRAY RECALL will inhibit the initiation of a STORE operation. In many microcomputer systems the system reset command can be used during power-up and power-down to generate a low ARRAY RECALL. Another means of assuring a store cycle will not be initiated during power-up or power-down is to keep STORE high, for example by tying the input through a pullup resistor to V_{CC} , to assure that STORE approximately equals V_{CC} . In addition, the STORE operation is inhibited for V_{CC} approximately less than 3 volts.


ARRAY RECALL (ARRAY RECALL): NONVOLATILE E²PROM READ CYCLE

Nonvolatile data stored in the E²PROM is copied back into the RAM by the ARRAY RECALL terminal. Once the E²PROM data is back in the RAM it can then be accessed by normal RAM read or write cycles. A low logic ARRAY RECALL into a device initiates a cycle that in a single operation transfers the entire 1024-bit E²PROM array data bit-for-bit into the 1024-bit RAM memory. The E²PROM data overwrites any data then existing in the RAM at the beginning of an ARRAY RECALL cycle. The data in the E²PROM remains unaltered. A low logic ARRAY RECALL inhibits the STORE terminal. An array recall cycle can take place when CS is high or low.

DATA-IN/DATA-OUT (I/O₁-I/O₄):

Data can be written into the RAM section of a selected device when the write enable input is low. The three-state output buffer provides direct TTL compatibility. The I/O terminals are in the high impedance state when chip select is high or whenever a write operation is being performed.

MEMORY ORGANIZATION



LIMITED WARRANTY


Xicor, Inc. warrants that the products sold hereunder are free from any defects in material and/or workmanship and that the products meet the nominal specifications contained in the Xicor data sheet in effect at date of manufacture of such products. No other warranty is intended or should be implied by the purchaser, and Xicor specifically disclaims any incidental or consequential damages which may result from the use of the purchased products. Purchaser's sole remedy under this warranty shall be the replacement, without charge, of any Xicor products which do not comply with this warranty and which are returned to Xicor within ninety (90) days of purchase. Before any product can be returned to Xicor, purchaser must notify Xicor, in writing. of noncompliance of Xicor product with this warranty. This notice should include proof of purchase, all details of the use of the product since purchase, and certification that the product has been operated in compliance with the specified operating conditions and specified absolute maximum ratings. Further, no product will be returned to Xicor under the terms of this warranty without the express written consent of Xicor, which consent shall not be unreasonably withheld. Xicor reserves the sole rights to determine compli-

Purchaser is solely responsible to determining whether any Xicor product is suitable for use in purchaser's application. Xicor therefore assumes no responsibility for purchaser's circuits and systems operation.

The foregoing is in lieu of any other warranty, express, implied or statutory, including the implied warranties of merchantability and fitness for a particular purpose, and any implied warranty arising from course or performance. course of dealing or usage of trade, all of which other warranties are hereby expressly disclaimed.

Nothing herein shall be construed as passing or intending to pass Seller's warranty to Purchaser directly on to any customer(s) of Purchaser. In no event shall Seller be liable to Purchaser for loss of profits, loss of use, or damages

of any kind based upon a claim for breach of warranty.



A GROWING FAMILY OF NONVOLATILE STATIC RAMS

Available for immediate delivery, the X2201 is the first single 5V supply nonvolatile static RAM and is organized 1K x 1 bits. To meet the further needs of many microcomputer based systems two new nonvolatile RAMs complement the X2201. The X2210 is organized 64 x 4 bits; the X2212 is organized 256 x 4 bits. For maximum system design flexibility, the X2210 and X2212 have compatible pin-outs and can be exchanged in the same 18-pin socket.